

FORM 1449* INFORMATION DISCLOSURE STATEMENT IN AN APPLICATION (Use several sheets if necessary)	Docket Number: 100200257-2	Application Number: unassigned <u>10/775945</u>
	Applicant: SNIDER	
	Filing Date: 2/10/2004	Group Art Unit: Unknown <u>2825</u>

U.S. PATENT DOCUMENTS							
EXAMINER INITIAL	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
FOREIGN PATENT DOCUMENTS							
	DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)							
PD	1991	C. Leiscrson, J. Saxe, "Retiming Synchronous Systems," <i>Algorithmica</i> , 6(J), 1991.					
	1983	C. Leiscrson, "Systolic and Semisystolic Design," IEEE International Conference on Computer Designs / VLSI in Computers, 1983.					
	Jan. 1993	H. Touati, R. Brayton, "Computing the Initial States of Retimed Circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no 1 January 1993.					
	1999	K. Eckl, J. Madre, P. Zepter, C. Legal, "A Practical Approach to Multiple-Class Retiming," <i>Proceedings of the 36th AMC/IEEE Conference on Design Automation</i> , 1999					
	1996	V. Singhal, S. Malik, R. Brayton, "The Case for Retiming with Explicit Reset Circuitry," International Conference on Computer-Aided Design, 1996.					
	Nov. 1995	B. Rau, "Iterative Modulo Scheduling," HP Labs Technical Report HPL-94-115,					
	1991	M. Papaefthymiou, "Understanding Retiming through Maximum Average-Weight Cycles," Proceedings of the Third Annual ACM Symposium on Parallel Algorithms and Architectures, 1991.					
	1992	S. Kundu, L. Huisman, I. Nair, V. Iyengar, "A Small Test Generator for Large Designs," International Test Conference, 1992.					
	1983	C. Leiscerson, J. Saxe, "Optimizing Synchronous Systems," <i>Journal of VLSI and Computer Systems</i> , vol 1, no 1, 1983.					
	1994	N. Shenoy, R. Rudell, "Efficient Implementation of Retiming," 1994 IEEE/ACM International Conference on Computer-aided Design, 1994.					
	Jan. 1999	P. Pan, G. Chen, "Optimal Retiming for Initial State Computation," 12 th International Conference on VLSI Design, January 1999.					
	Oct. 1991	M. Wolfe, M. Lam, "A Loop Transformation Theory and Algorithm to Maximize Parallelism," IEEE Transactions on Parallel and Distributed Systems, vol. 2, no. 4 October 1991.					
	1989	M. J. Wolfe, "More Iteration Space Tiling," <i>Proceedings of Supercomputing 89</i> , 1989.					
	1996	S. Hassoun, C. Ebeling, "Architectural Retiming: Pipelining Latency-Constrained Circuits," 33 rd Design Automation Conference, 1996.					
	1991	D. Maydan, J. Hennessy, M. Lam, "Efficient and Exact Data Dependence Analysis," Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, 1991.					
Sept. 1996	S. Mahlke, "Exploiting Instruction-level Parallelism in the Presence of Conditional Branches," Ph.D. Dissertation, University of Illinois, Sept. 1996.						
PD	Dec. 1970	J. Tiernan, "An Efficient Search Algorithm to Find the Elementary Circuits of a Graph," <i>Communication of the ACM</i> , vol. 13 no. 12, December 1970.					

EXAMINER	PAUL DINH Paul Dinh	DATE CONSIDERED	3/11/05
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form for next communication to the Applicant.			

FORM 1449* INFORMATION DISCLOSURE STATEMENT IN AN APPLICATION (Use several sheets if necessary)	Docket Number: 100200257-2	Application Number: unassigned <u>10/775945</u>
	Applicant: SNIDER	
	Filing Date: 2/10/2004	Group Art Unit: Unknown <u>2825</u>

PD	Sept. 2000	T. Callahan, J. Warwzynek. "Adapting Software Pipelining for Reconfigurable Computing," Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, 2000.
	March 2000	M. Gokhale, J. Stone, E. Gomersall, "Co-synthesis to a Hybrid RISC/FPGA Architecture," Journal of VLSI Signal Processing Systems for Signal Image and Video Technology, vol. 24, no 2, March 2000.
	2000	R. Schreiber, S. Aditya, B. Rau, V. Kathail, S. Mahike, S. Abraham, G. Snider "High-Level Synthesis of Nonprogrammable Hardware Accelerators," HP Labs Technical Report HPL-2000-31, 2000.
	1998	V. Srinivasan, R. Vemuir, "A Retiming Base Relaxation Heuristic for Resource-Constrained Loop Pipelining," Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998.
	Jan. 1998	P. Calland, A. Dart, Y. Robert, "Circuit Retiming Applied to Decomposed Software Pipelining," IEEE Transactions on parallel and Distributed Systems, vol. 9, no. 1, January 1998.
	Feb. 2001	M. Weinhardt, W. Luk, "Pipeline Vectorization," IEEE Transactions on Computer-Aided Designs of Integrated Circuits and Systems, vol. 20, no. 2, February 2001.
	1999	T. O'Neil, S. Tongsima, E. Sha, "Optimal Scheduling of Data Flow Graphs Using Extended Retiming," Proceedings of the ISCA 12 th International Conference on Parallel and Distributed Computing Systems, 1999.
	1996	J. Monteiro, S. Devadas, P. Ashar, A. Mauskar, "Scheduling Techniques to Enable Power Management," 33 rd Design Automation Conference, 1996.
	2001	H. Yun, J. Kim "Power-Aware Modulo Scheduling for High-Performance VLIW Processors," International Symposium on Low Power Electronics and Design, 2001.
PD	1995	E. Musoll, J. Cortadella "Scheduling and Resource Binding for Low Power," Proceedings of the International Symposium on System Synthesis, 1995.

EXAMINER	PAUL VINH <i>Paul Vinh</i>	DATE CONSIDERED	3/11/05
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form for next communication to the Applicant.			